Modules, wires, regs, combinational logic, sequential logic, testbenches, and synthesis.
// SPDX-License-Identifier: MIT
// A simulation-only "Hello, World" example for learning the tool flow.
module hello_world;
initial begin
$display("Hello, Verilog world");
$finish;
end
endmodule